Silistix, Inc.
25 Metro Plaza
San Jose, California USA
95110
408-453-8400
www.silistix.com

FOR IMMEDIATE RELEASE

Silistix and Magma Design Automation Developing Design Flow for Chips Using Asynchronous Self-Timed Interconnect

- ***Companies to verify Silistix's CHAINworks™ self-timed interconnect tools in Magma's RTL-to-GDSII design-tool flow***

San Jose, Calif. – July 19, 2006 – Silistix, a provider of innovative software for on-chip communications solutions, and Magma® Design Automation Inc. (Nasdaq: LAVA), a provider of semiconductor design software, today announced that they are working together to prove the viability of integrating Silistix CHAINworks tools for implementing self-timed interconnect on a chip in the Magma RTL-to-GDSII design-tool flow.

Silistix and Magma will develop a reference methodology based on Silistix's self-timed interconnect fabric and Magma's Blast Create™ RTL-to-placed gates and the Blast Fusion® physical-design solutions. This methodology will include flow documentation, floorplanning information, tool scripts and make files. The collective goal of both companies is to provide "Magma Ready" certification of the IP and the reference methodology.

"Our development work with Magma will ensure that designs using self-timed interconnect fabrics generated by our CHAINworks tool suite will successfully go through Magma's design tool flow and result in chips that meet expected speed and power requirements," said David Fritz, Silistix CEO. "The work done by our two companies will give chip designers who want to use non-clock-based, asynchronous

interconnect for its power and design-time advantages a proven and easy to use methodology for reaching their design goals."

"Silistix's innovative self-timed interconnect fabric for on-chip communication is very appealing to some of our customers," said Yatin Trivedi, director of the IP partnership program at Magma Design Automation. "With Magma's advanced, integrated design flow, the goal of this partnership with Silistix is to realize the full potential of Silistix's unique technology in a very short time and ease the deployment of self-timed interconnect into our mutual customers' design environments."

Magma's Integrated RTL-to-GDSII Solutions

Each component of the Magma chip design system is based on a unified data model and uses the same timing, power and signal integrity and yield analysis and optimization engines. Blast Create is a next-generation front-end solution that enables logic designers to synthesize, visualize, evaluate and improve the quality of their RTL code, design constraints, testability requirements, floorplan and placement. Blast Fusion is an advanced netlist-to-GDSII chip implementation system for high-performance, high-complexity and low-power designs being implemented in chips at 130-nanometer (nm), 90-nm and 65-nm process geometries. With tight integration and advanced capabilities, Magma's integrated RTL-to-GDSII solutions enable designers to concurrently address deep submicron design challenges during the flow to deliver complete design closure with better timing, smaller area, lower power, higher yields and faster turnaround time than conventional point-tool flows.

About CHAINworks

Silistix's CHAINworks tool suite generates the interconnect fabric between the various IP blocks. CHAINworks takes a description of the initiator and target ports of an SoC design and synthesizes a structural netlist for an interconnect system. CHAINdesigner™, a design exploration tool, takes a description of the connectivity and ports of a design and generates the structure of the fabric along with link widths and fine-grained pipeline stages to balance area, speed and power tradeoffs. CHAINcompiler™ takes the constrained netlist generated by CHAINdesigner and components from

CHAINlibrary™, an asynchronous interconnect component library, to produce the structural netlist suitable for inclusion into the targeted SoC. This netlist is then input into to a logic-synthesis tool and mapped to standard cells. Chips using CHAIN self-timed interconnect provide significant power and design advantages over chips that are data-rate limited by a global system clock.

Silistix has also joined Magma's MagmaTies program. Through the program, Magma and MagmaTies members work together to qualify tool interfaces, and to test and qualify libraries and foundry processes for use with Magma's software.

About Silistix

Silistix is the leading supplier of on-chip interconnect solutions delivering predictable power, performance and area while cutting overall chip design time and effort. Silistix EDA tools and advanced circuit IP enable design teams to overcome fundamental challenges including global timing closure, clock distribution, power management, and utilization of the latest process technologies while meeting the extreme market pressures of converged consumer electronics products. The company is venture funded and has offices in Manchester, England, San Jose, California, and Tokyo, Japan. For more information on Silistix and its products visit www.silistix.com.

About Magma

Magma's software for integrated circuit (IC) design is recognized as embodying the best in semiconductor technology. The world's top chip companies use Magma's EDA software to design and verify complex, high-performance ICs for communications, computing, consumer electronics and networking applications, while at the same time reducing design time and costs. Magma provides software for IC implementation, analysis, physical verification, characterization and programmable logic design, and the company's integrated RTL-to-GDSII design flow offers "The Fastest Path from RTL to Silicon"™. Magma is headquartered in Santa Clara, Calif. with offices around the world. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.

Forward-looking Statements:

Except for the historical information contained herein, the matters set forth in this press release, including statements that the result of Magma's and Silistix collaboration will ensure that designs using self-timed interconnect fabrics generated by the CHAINworks tool suite will successfully go through Magma's design tool flow and result in chips that meet expected speed and power requirements and about the features and benefits of Magma software and Silistix products are forward-looking statements within the meaning of the "safe harbor" provisions of the Private Securities Litigation Reform Act of 1995.These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially including, but not limited to Magma's and Silistix's abilities to keep pace with rapidly changing technology and the companies' products' abilities to produce desired results. Further discussion of these and other potential risk factors may be found in Magma's public filings with the Securities and Exchange Commission (www.sec.gov). Magma undertakes no additional obligation to update these forward-looking statements.

###