

## CHAINarchitect



### Media Contacts:

Silistix

David Lautzenheiser

Tel: 408-878-6096

Email: [david.lautzenheiser@silistix.com](mailto:david.lautzenheiser@silistix.com)

Cain Communications (for Silistix)

Jim Lipman

Tel: 925-606-1370

Email: [jlipman@caincom.com](mailto:jlipman@caincom.com)

## Silistix CHAINarchitect Bridges Gap Between Conventional and Leading-Edge Interconnect Methodologies

- *Chip architects can now develop and analyze self-timed SoC interconnect*
- *Ties the chip's architecture to its implementation details*

*San Jose, Calif. – May 21, 2007* – Silistix, a leading provider of innovative software for the design of on-chip communication solutions, today announced CHAINarchitect, a new tool in the Company's CHAINworks tool suite for developing interconnect networks for SoCs. With CHAINarchitect, chip architects can easily explore new interconnect topologies and perform "what if" analyses to optimize on-chip communications (bandwidth and latency) between IP cores along with overall system characteristics such as power, die area, system-level performance and others.

CHAINarchitect provides a formalized and executable specification methodology for chip architects to develop interconnects that meet system design intent. This allows SoC designers to painlessly make the transition from a time-division multiplexed (TDM), hierarchical bus structure that is running out of steam to a more advanced, on-chip, network-like communications topology using distributed resources. CHAINarchitect helps designers accelerate time to market for their first design and its derivatives.

### Designers are 'hitting the wall'

SoC designers are facing serious performance, power, timing closure, complexity, on-chip traffic congestion, and time-to-market challenges. The aggregate demands of multicore architectures, faster clocks and shrinking design nodes limit what can be supported by multiple, hierarchical bus structures. Current on-chip communications,

## **CHAINarchitect**

### **Page 2**

based on global clocks distributed around the chip, are no longer effective and are a limiting factor in achieving maximum system performance. Using self-timed interconnect saves power, enhances speed, and simplifies design closure, all of which accelerate time to market

“CHAINarchitect is the first tool to provide SoC architects with an executable means of capturing system requirements and automatically creating optimal interconnect solutions.” said David Lautzenheiser, Vice President of Marketing at Silistix.

“CHAINarchitect lets you synthesize flexible, design-specific, self-timed interconnect, with all its time to market, power and performance advantages. Self-timed circuits have emerged from the laboratory and are now ready for production implementation.”

#### **Availability**

CHAINarchitect is available immediately on Windows XP Professional and Red Hat Enterprise Linux version 3.6.

#### **About CHAINworks**

CHAINworks is a suite of EDA tools for the design and synthesis of customized on-chip interconnect using self-timed (clock-less) circuits. CHAINworks fits into existing chip design flows and reduces design effort, lowers power consumption and simplifies chip layout.

#### **About Silistix**

Silistix is the leading vendor of EDA tools and IP for the design of low-power, high-performance interconnect using self-timed techniques. Silistix products are used to solve fundamental problems in global timing closure, clock distribution, global consumer market pressures and effective utilization of advanced semiconductor process capabilities for System-on-Chip (SoC) devices. The company is venture funded and has offices in Manchester, England, San Jose, California, and Tokyo, Japan. For more information on Silistix and its products visit [www.silistix.com](http://www.silistix.com).

###